Copyright © 1960 by The Institute of Radio Engineers, Inc. (now The Institute of Electrical and Electronics Engineers, Inc.)

Reprinted, with permission, from IRE Trans. Electron. Comput. EC-9:226-231 (1960)

Conditional-Sum Addition Logic*

J. SKLANSKY†, SENIOR MEMBER, IRE

Summary—Conditional-sum addition is a new mechanism for parallel, high-speed addition of digitally-represented numbers. Its design is based on the computation of "conditional" sums and carries that result from the assumption of all the possible distributions of carries for various groups of columns.

A rapid-sequence mode of operation provides an addition rate that is invariant with the lengths of the summands. Another advantage is the possibility of realizing the adder with "integrated devices" or "modules."

The logic of conditional-sum addition is applicable to all positive radices, as well as to multisummand operation.

In a companion paper, a comparison of several adders shows that, within a set of stated assumptions, conditional-sum addition is superior in certain respects, including processing speed.

* Received by the PGEC, December 2, 1959; revised manuscript received, March 31, 1960.
† RCA Labs., Princeton, N. J.

I. Introduction

ONDITIONAL-sum addition is a new scheme of parallel, high-speed addition for digital computers. A comparative evaluation of several binary adders indicates that the conditional-sum adder (CSA) is quantitatively superior in certain important respects, including computation speed.

In the present paper the basic concepts of CSA logic are presented, and a specific AND-OR-NOT network realizing the CSA is described.

¹ J. Sklansky, "An evaluation of several two-summand binary adders," this issue, p. 213.

II. NORMAL MODE OF OPERATION

We explain the normal operation of CSA by the following example.

Fig. 1 shows the conditional-sum addition of two binary-coded numbers:

| | 15 (| 4 | 13 | 12 | 11 | Ю | 9 | • | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |] | |
|------------|---------|---|----|----|----|----|-----|----------|-----|---|---|---|---|---|----|---|----------------------------|------------------|
| Xi Yi | -0 | 0 | 0 | 1 | 1 | 00 | 0 | 1 | 0 1 | I | l | 0 | 0 | 1 | 0 | 0 | ASSUMED MITIAL GARRY | TIME INTERNAL |
| c | [~ [` | 9 | 0 | 0 | 0 | 0 | 0 | O I | 0 | 0 | ļ | 0 | 6 | 0 | 6 | 0 | ٥ | τ, |
| c | | | ١ | i | Ŀ | 6 | î | Ŀ | î | ľ | Ľ | î | ١ | Ŀ | ° | L | <u> </u> | • |
| c | [; ' | ٩ | 0 | 0 | þ | ٥ | ľ | 0 | 0 | 1 | P | • | î | 0 | 6 | 1 | • | τ. |
| c C | 0 | | 0 | 1 | 0 | ١ | 0 - | ا | ľ | 0 | i | 0 | 0 | 1 | | | ı | • |
| C | 6 | 0 | 0 | 0 | ı | ı | 0 | ٥ | P | 0 | 0 | , | ° | 0 | ı | 1 | • | T. |
| 8 C | ŀ | 1 | • | 1 | 0 | 1 | • | <u>ا</u> | 0 | ٥ | 1 | ٥ | | | | | ı | ,, |
| 0 0 | - 0 | 1 | 0 | ĺ | 0 | ı | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | ٥ | т. |
| 8 C | -0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | | | | | | | | | 1 | - |
| Si Ci+I | -0 | 1 | 0 | 1 | 0 | 1 | 0 | Ī | 0 | 0 | 1 | 0 | 0 | 0 | ,1 | 1 | 0 | , T4 |

Fig. 1—Example of a conditional-sum addition.

We represent by τ_0 , τ_1 , τ_2 , τ_3 , τ_4 the successive time intervals during which "conditional" sums and carries are computed. During τ_0 two sum-and-carry pairs for each column are computed: one pair under the assumption (assumption A_0) that the carry brought to each column is 0, and the other pair under the assumption (assumption B_0) that the carry brought to each column is 1. An exception to this is at column 0, where only A_0 is assumed, since the carry brought to that column is known to be 0. The first row belonging to τ_0 in Fig. 1 contains the conditional sums under assumption A_0 , the second row has the conditional carries under the same assumption, and the third and fourth rows contain the conditional sums and carries under assumption B₀. In particular, consider column 0. Here we have, using the well-known Boolean relations for sum and carry bits,

$$s_0^0 = x_0 \oplus y_0 = 0 \oplus 1 = 1$$

 $c_1^0 = x_0 \cdot y_0 = 0 \cdot 1 = 0.$

(We define our symbols in Appendix I.) For column 1 we have

$$s_1^0 = x_1 \oplus y_1 = 1 \oplus 0 = 1$$

$$c_2^0 = x_1 \cdot y_1 = 1 \cdot 0 = 0$$

$$s_1^1 = s_1^0 \oplus 1 = 0$$

$$c_2^1 = x_1 \vee y_1 = 1 \vee 0 = 1$$

In a similar manner we find the other entries in the τ_0 columns.

During τ_1 conditional sums and carries for pairs of columns (namely, column numbers 0 and 1, 2 and 3, \cdots , and 14 and 15) are computed simultaneously, under the assumptions (A_1) that the carry brought to each pair of columns is 0, and (B_1) that this carry is 1. The rows belonging to τ_1 are arranged in a manner similar to those of τ_0 .

Continuing this process, the "conditional" sums and final carries are computed for tetrads of columns during τ_3 , for octads of columns during τ_4 , and for the entire sixteen-column group during τ_4 . During τ_4 the sums and final carry produced are no longer "conditional," but are equal to the sum bits and the final carry for the two summands, x_i and y_i .

To understand the process in more detail, consider the pair of τ_1 columns (0, 1) (referred to hereafter as a " τ_1 array"). The entries for the upper half of τ_1 -column 0 are the same as those of the upper half of τ_0 -column 0, since the entries in these halves both correspond to the case $c_0 = 0$. However, since the carry for column 0 will no longer be needed, only the sum bit need be entered in the τ_1 array. The entries in the upper half of τ_1 -column 1 are found from τ_0 -column 0 in the following way: If the second entry of τ_0 -column 0 is 0—i.e., if $c_1^0 = 0$ —then the upper nalf of τ_1 -column 1 is identical to the upper half of τ_0 -column 1; if $c_1^0 = 1$, then the upper half of τ_1 -column 1 is identical to the lower half of τ_0 -column 1. The reason for this is that the upper half of any τ_0 column corresponds to a zero-valued incoming carry for that column, while the lower half corresponds to a onevalued incoming carry. Thus, since \(\tau_0\)-column 0, vis.,

$$\begin{bmatrix} 1 \\ 0 \end{bmatrix}$$

has a second entry of 0, it follows that τ_1 -column 1 is identical to the upper half of τ_0 -column 1, viz.,

upper half of
$$\begin{bmatrix} 1 \\ 0 \\ 0 \\ 1 \end{bmatrix}$$

Summarizing,

$$\tau_0 \operatorname{array} \begin{bmatrix} 1 & 1 \\ 0 & 0 \\ 0 \\ 1 \end{bmatrix} \Rightarrow \tau_1 \operatorname{array} \begin{bmatrix} 1 & 1 \\ 0 \\ & \end{bmatrix}$$

In a similar manner,

$$\tau_0 \operatorname{array} \begin{bmatrix} 1 & 0 \\ 0 & 1 \\ 0 & 1 \\ 1 & 1 \end{bmatrix} \Rightarrow \tau_1 \operatorname{array} \begin{bmatrix} 0 & 0 \\ 1 \\ 0 & 1 \\ 1 \end{bmatrix}$$




Fig. 2—The logic circuit of a seven-bit conditional-sum adder. (a) The over-all circuit; (b) an AND-OR-NOT circuit for H, a portion of which is the circuit for HA; (c) and (d): Q_1 and Q_2 in terms of M; (e) an AND-OR-NOT realization of M. The circuits for Q_2 and other Q_3 can be inferred from (c) and (d).

In the above situation, the lower half of the τ_1 array is τ_2 the following transformation takes place: determined by the lower right-hand carry bit in the τ_0 array, i.e., the bit in the lower right-hand corner.

For later intervals, τ_j , the operation is similar except that greater numbers of columns are involved at each step. For instance, to obtain columns 4 to 7 of interval

$$\tau_1 \operatorname{array} \begin{bmatrix} 1 & 1 & 0 & 1 \\ 0 & 1 & \\ 0 & 0 & 1 & 0 \\ 1 & 1 & \end{bmatrix} \Rightarrow \tau_2 \operatorname{array} \begin{bmatrix} 0 & 0 & 0 & 1 \\ 1 & \\ 0 & 0 & 1 & 0 \\ 1 & & & \end{bmatrix}.$$

For each interval τ_i the columns in Fig. 1 are marked off in groups of 1, 2, \cdots , 2^i , \cdots according to the size of the group of columns participating in the transformation from τ_{i-1} to τ_i .

III. RAPID-SEQUENCE MODE OF OPERATION

In the event several sums are to be computed successively, one may increase the effective speed of the adder by storing the results of cycle τ_j for use during cycle τ_{j+1} ; simultaneously another set of conditional sums and carries could be computed for a different pair of summands. Consequently, the addition speed of this "rapid-sequence" mode of operation would be faster than that of the normal mode by the factor

$$D=\frac{1}{\tau_R}\left(\tau_0+\tau_1+\cdots+\tau_j+\cdots+\tau_p\right). \tag{1}$$

where $\tau_R \triangle$ pulse repetition period. When $\tau_R = \tau_0 = \tau_1 = \cdots = \tau_p$, this expression reduces to

$$D = p + 1. (2$$

Since $n = 2^p$ (see Fig. 1), D can be expressed in terms of n:

$$D = \log_2 2n. \tag{3}$$

IV. A SUGGESTED LOGIC CIRCUITRY

The suggested logic circuitry, indicated in Fig. 2, consists entirely of AND gates, OR gates, NOT gates, and their interconnections. The timing and storage circuitry for the controlling sequence of operations is omitted. Actually this timing and storage circuitry is not necessary for the basic operation of adding two summands. However, when many summands are to be added in rapid sequence, in the manner discussed in the previous section, then it is advantageous to have timing control. Storage circuitry is needed here only for guaranteeing the proper synchronism of signals; if the AND gates and OR gates imposed pure delays with no signal distortion, and if the delays of all the AND gates were exactly the same, then no storage circuitry would be necessary.

Fig. 2(a) shows the information-flow diagram for a seven-column adder; adders for greater numbers of columns can be inferred from the figure.

 Q_1 and Q_2 , shown as blocks in Fig. 2(a), may be realized in terms of a basic module, M, whose AND-OR-NOT circuit is given in Fig. 2(e). The suggested M realizations for Q_1 and Q_2 are given in Fig. 2(c) and 2(d). The Q_i 's for i > 2 can be realized by networks easily inferred from the realizations of Q_1 and Q_2 . A suggested AND-OR-NOT realization of H is given in Fig. 2(b).

For neatness, not all the connections are shown explicitly as continuous lines. For instance, the signals s_1^0 and s_1^1 , produced by the H of column 1, are brought to the input terminals of Q_2 of column-pair (1, 2). These connections are indicated in the figure by labels on the input and output leads.

A warning to circuit designers: the maximum "fanout" (the number of input leads emanating from an output terminal) is an increasing function of the summand length. This can be verified from an examination of Fig. 2, especially parts (c) and (d). The "fan-out" is an index of the load that a gate must be capable of handling.

V. Extensions of the Basic Concepts

The basic concepts of conditional-sum addition can be extended in at least the following two directions:

1) Positional number systems with radices greater than 2, in which a numeral $x_N \cdots x_1 x_0$ represents the number

$$\sum_{i=0}^{N} x_i r^i,$$

where r, a positive integer, is the radix of the number system. 2) Multiple-summand addition, in which more than two summands are added simultaneously.

A. Higher Radices

It is possible to apply conditional-sum addition to higher-radix number systems with little change in the basic concepts. We illustrate this in Fig. 3 by an example in the decimal system. The alphabetical symbols here are the same as in Fig. 1, and the description of the operation is similar to that given in Section II for the binary case.

| l | 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 | 1 | |
|----------------------|---|----------------------------|------------------|
| X ₁ Xi | 2677410026924358 5604979415171645 | ASSUMED MITIAL CARRY | TIME INTERVAL |
| . C | 7 2 7 1 3 8 9 4 3 1 0 9 5 9 3 3 | 0 | |
| C | | • | T ₀ |
| C | 0 0 1 0 0 1 0 1 | 0 | * |
| S C | 0 0 1 0 0 1 0 | 1 | • • |
| C | 0 1 3 6 9 4 4 2 0 9 6 0 0 3 | 0 | |
| Ĉ | 0 1 0 | • | •• |
| Ĝ | 0 | 0 | _ |
| Ĝ | 0 | 1 | • |
| Cin | 0 | ۰ | τ, |

Fig. 3—Example of a conditional-sum addition in the decimal system

B. Multisummand Addition

The scheme of conditional-sum addition may be applied to the simultaneous addition of more than two summands. This may be done by storing and computing a conditional sum and a conditional carry for each possible value of an incoming carry at each appropriate column. For instance, in four-summand addition the possible incoming carries for any column are 0, 1, 2, and 3. Conditional sums and carries must be computed for each of these four carries during each of the cycles τ_i .

For the general case of p-summand addition the possible carries are 0, 1, \cdots , p-1, no matter what the

radix may be.² Thus it should not be difficult to synthesize a conditional-sum adder that will handle both multiple summands as well as radices greater than 2.

VI. HIGH SPEED

In a companion paper we show that the CSA is basically faster in processing speed than several other well known adders. The primary assumptions in that analysis are

- That the fundamental building blocks are a twoinput AND gate, a two-input OR gate, and a oneinput NOT gate;
- 2) That the AND gate and OR gate impose equal delays, while the NOT gate imposes no delay.

VII. THE Possibility of Using "Integrated Devices"

We note that the conditional-sum logic circuitry just described lends itself to realization by a large number of identical "integrated devices" or "modules" (labeled M in Fig. 2). The use of "modular" construction is likely to be economically attractive, especially with the recent development of "integrated" solid-state devices.³

² This is proved in Appendix II. ³ J. T. Wallmark and S. M. Marcus, "Integrated devices using direct-coupled unipolar transistor logic," IRE TRANS. ON ELECTRONIC COMPUTERS, vol. EC-8, pp. 98-107; June, 1959.

VIII. CONCLUSIONS AND SUMMARY

Conditional-sum addition has the following attractive properties:

- 1) In the "normal" mode of operation, the addition time *per column* is a decreasing function of the number of columns, n. (This time is roughly $(\log_2 2n)/n$ gate delays.)
- 2) In the "rapid-sequence" mode of operation, the time between the production of successive *n*-bit sums is invariant with respect to *n*.
- 3) Both the normal and the rapid-sequence modes of operation are completely synchronous, so that the control circuitry associated with a CSA adder should be simpler than for comparable asynchronous mechanisms.
- 4) The logic circuit suggested for CSA contains many identical AND-OR-NOT subnetworks, thereby lending itself to realization by "integrated devices" or "modules."
- 5) CSA may be extended to other modes of arithmetic, specifically: multisummand addition and non-binary radices.
- 6) CSA proves superior to other schemes in addition logic in certain quantitative respects, including processing speed.¹

APPENDIX I

DEFINITIONS OF SYMBOLS

 \oplus = plus, modulo 2.

 $\cdot = AND.$

 \vee = INCLUSIVE OR.

i =column number, beginning with column 0.

j=ordinal number of an interval, τ_i , during which an array of conditional sums and carries are produced.

 x_i , y_i = summand bits of column i.

 $c_i = \text{carry bit entering column } i$.

 $s_i = \text{sum bit of column } i$.

 c_{i0} = carry generated at column i-1, assuming $c_{i-1}=0$.

 c_{i}^{1} = carry generated at column i-1, assuming $c_{i-1}=1$.

 c_i^{*0} = carry generated at column i-1, assuming $c_{i-2} = 0$. c_i^{*1} = carry generated at column i-1, assuming $c_{i-2} = 1$.

 c_i^{*+0} = carry generated at column i-1, assuming $c_{i-1}=0$.

 c_i^{*+1} = carry generated at column i-1, assuming $c_{i-1}=1$.

 $c_i^{*\cdots *0}$ = carry generated at column i-1, assuming $c_{i-k-1}=0$.

 $c_i^{\bullet \cdots \bullet \bullet} = \text{carry generated at column } i-1$, assuming $c_{i-k-1} = 1$.

 s_i^0 = sum generated at column i, assuming $c_i = 0$.

 s_i^1 = sum generated at column i, assuming $c_i = 1$.

 $s_i + \cdots + s_i = sum generated at column i, assuming <math>c_{i-k} = 0$.

 $s_i^{*\cdots *1}$ = sum generated at column *i*, assuming $c_{i-k} = 1$.

The graphical symbols used in the figures are self-explanatory.

APPENDIX II

A THEOREM FOR MULTISUMMAND ADDITION

In an addition of any p positive summands, the carry produced by any column has a maximum possible value of p-1.

This result is independent of the radix, r, and includes the case of a carry consisting of more than one digit, i.e., a carry $\geq r$. There is no restriction on the length of the summands.

Proof: Consider column 0. The maximum possible value of its sum is pr-p. We ask the reader to verify that the corresponding output carry of this column is $p-p_1$, where p_1 is the positive integer satisfying the diophantine inequality

$$(p_1-1)r+1 \le p \le p_1r.$$
 (4)

(i.e., p_1 is 1 plus the number remaining after the lowest-order digit of the r-ary representation of p-1 is deleted). As a consequence of (4) and the fact that r>1, it follows that

$$1 \leq p_1 \leq p. \tag{5}$$

The maximum possible sum produced by column 1 is therefore $pr-p_1$. Hence, by an analysis similar to that

used for column 0, we conclude that the corresponding output carry of column 1 is $p-p_2$, where p_2 is the positive integer satisfying

$$(p_2-1) r+1 \le p_1 \le p_2 r. \tag{6}$$

Hence,

$$1 \leq p_2 \leq p_1 \tag{7}$$

Continuing in this manner, we find that the maximum possible input carry of column k is $p-p_k$, where

$$(p_h - 1)r + 1 \le p_{h-1} \le p_h r \tag{8}$$

and that

$$1 \leq p_k \leq p_{k-1} \leq \cdots \leq p_2 \leq p_1 \leq p. \tag{9}$$

Hence the output carry of column k cannot exceed p-1. Since k is arbitrary, the theorem is proved.

ACKNOWLEDGMENT

The author is indebted to L. S. Levy and W. H. Cherry of RCA for ideas leading to the present work.